INFORMAL EXAMINER'S AMENDMENT

Amendments to the Specification

Please replace the Title with the following Title:

APPARATUS IN A MICROPROCESSOR FOR BRANCHING IN RESPONSE TO AN INSTRUCTION CACHE FETCH ADDRESS WITHOUT KNOWING WHETHER OR NOT A BRANCH INSTRUCTION IS PRESENT IN A CACHE LINE OF INSTRUCTION BYTES SELECTED FROM THE INSTRUCTION CACHE BY THE FETCH ADDRESS AND FOR CORRECTING IF THE BRANCHING WAS ERRONEOUS

Please replace the table on page 1 with the following amended table:

[D 1 4 #	0 1 1 11	Tal	٦
Docket #	Serial #	Title	US PATENT APP.
CNTR:2021	<u>09/849736</u>	SPECULATIVE BRANCH TARGET ADDRESS	PUB, 20020194461
		CACHE	
CNTR:2023	09/849734	SPECULATIVE HYBRID BRANCH DIRECTION	NOW PATENT #
01111112023	92/012/01	PREDICTOR	10886093
CNITD 2050	00/040022		US PATENT APP. PUB
CNTR:2050	09/849822	DUAL CALL/RETURN STACK BRANCH	20020188833
		PREDICTION SYSTEM	
CNTR:2052	<u>09/849799</u>	SPECULATIVE BRANCH TARGET ADDRESS	US PATENT
		CACHE WITH SELECTIVE OVERRIDE BY	APPLICATION,
		SECONDARY PREDICTOR BASED ON BRANCH	PUBLICATION
		INSTRUCTION TYPE	200201 94464
CNTR:2062	09/849754	APPARATUS AND METHOD FOR SELECTING	
CN 1 K:2002	<u>09/849/34</u>		Now
		ONE OF MULTIPLE TARGET ADDRESSES	10.10.10
	İ	STORED IN A SPECULATIVE BRANCH TARGET	ABANDONED
		ADDRESS CACHE PER INSTRUCTION CACHE	
		LINE	
CNTR:2063	09/849800	APPARATUS AND METHOD FOR TARGET	NOW PATENT#
		ADDRESS REPLACEMENT IN SPECULATIVE	· ·
		BRANCH TARGET ADDRESS CACHE	6895498
L		TORVINGII IMMOET ADDIKESS CACIE	